Abstract-This paper introduces a low complexity implementation of the voltage balancing sorting algorithm to reduce the switching frequency of the power devices in modular multilevel converters (MMCs). Two modulation techniques are evaluated; staircase modulation and phase-disposition pulse-width modulation (PD-PWM) under the conventional and the proposed algorithm. Using a circulating current controller in an MMC with 12 sub-modules per arm, PD-PWM yields better results compared to the staircase modulation technique. The test condition for this comparison is such that the power devices operate at a similar switching frequency and produce similar amplitudes to the capacitor voltage ripples in both modulation techniques. The results are verified through extensive simulations and experimentally using a phase-leg MMC laboratory prototype.
I. INTRODUCTION
The modular multilevel converter (MMC), proposed by [1] has been implemented in high voltage direct current (HVDC) transmission applications [2] . It comprises of a series of submodules (SMs) based on a half-bridge circuit with a capacitor as a voltage source. The MMC offers various advantages such as low harmonic distortion, fault tolerant operation, relatively easy to achieve capacitor voltage balance, and elimination of the dc-link capacitor [1] , [3] , [4] .
Voltage balancing and circulating current control are required to reduce the capacitors voltage ripples and the rms current in the phase-legs of the MMC [5] , [6] . The common voltage balancing algorithm is based on measurements of the SM capacitors voltages, and the selection of the SMs to be activated and deactivated depends on the direction of the arms currents [6] . However, the algorithm can cause unnecessary switching operations due to the variation of the SM capacitors voltages from one switching period to the next one resulting in higher switching losses. A voltage balancing algorithm; proposed in [7] and [8] aims to reduce the switching frequency. In [7] , a predictive voltage balancing algorithm to distribute the charge among SM capacitors evenly was proposed. However, the algorithm is not simple since it requires estimation of the activated SMs and the direction of the arm current during every next cycle which involves lots of online calculations. The algorithm in [8] required two separate sorting stages, one for the activated SMs and one for the deactivated SMs, which increased the implementation complexity and the computational requirements.
A circulating current control is necessary because this current has a significant impact on the rating of the power devices, capacitors voltage ripples and power losses [9] . An averaging control to transfer energy between the upper and the lower arms is proposed in [10] besides proportional resonant (PR) controllers [5] applied to remove the ac component in the circulating current. All results demonstrate that implementation of a circulating current control improves the MMC performance [11] .
Various modulation techniques have been applied to the MMC. Carrier-based pulse-width-modulation (CB-PWM) techniques are the most common ones. Other techniques such as selective harmonic elimination (SHE-PWM) [12] or staircase modulation [13] can be applied to the MMC. SHE-PWM can reduce the switching frequency of the SMs and it also provides good harmonic performance [12] . However, complexity of implementation and calculation of angles increases significantly as the number of voltage levels increases. Application of staircase modulation to an MMC with one hundred SMs per arm shows that when the number of SMs is large the THD of the output voltage can be similar to that using CB-PWM [13] however in that paper, analysis for low number of SMs for staircase modulation is not included. Refs. [11] , [14] have investigated the application of CB-PWM with non-interleaving and interleaving techniques and the results show that interleaving technique improved the THD of the output voltage. CB-PWM was also investigated in [15] for a HVDC application and the authors claimed that PS-PWM
with voltage sorting algorithm can provide lower capacitors voltage ripples compared to PD-PWM and phase-oppositiondisposition (POD-PWM).
Performance of multicarrier PWM techniques [14] - [16] and circulating current controllers [5] , [10] , [11] has been analysed in the literature. However, there is limited information on staircase modulation for a low number of SMs for the MMC. The aims of this paper are to propose low complexity voltage balancing algorithm that reduce the switching frequency of the power devices and to report the performance of staircase and PD-PWM techniques when applied to an MMC with a relatively low number of SMs per arm.
The paper is organized as follows. In Section II, the MMC circuit, modulation techniques and circulating current control are introduced. The proposed voltage balancing algorithm for the MMC is explained in Section III. Section IV presents simulations and experimental results. The main conclusions of the work are summarised in Section V.
II. MMC, MODULATION TECHNIQUES AND CIRCULATING CURRENT CONTROL
A single-phase MMC with N SMs per arm is shown in Fig. 1 . The main purpose of the inductors (L) in the arms is to limit the circulating current and the dc fault current within the phase legs. v C upj and v C lowj for j={1,2,...,N} are the SM capacitor voltages in the upper and lower arms, respectively. The voltages applied to the upper extreme of the upper inductor and the voltage applied to the lower extreme of the lower inductor are named as v up and v low , respectively. Dc-link voltage control is not considered as the dc-link voltage is assumed constant.
Two independent circuits are obtained [11] , the common mode and differential mode as displayed in Figs. 2. These circuits can be analyzed separately. The common and differential voltages (v comm and v dif f ) and currents (i comm and 
i dif f ) are:
i comm is equal to i a /2, as shown in Fig. 2 (a), and the i dif f in Fig. 2 (b) is a current that circulates within the phase-leg, that is why it is also called circulating current.
The modulation technique defines the number of SMs to be activated in the upper and lower arms. In this study, staircase and PD-PWM are applied to an MMC phase-leg with twelve SMs per arm (N = 12). PD-PWM uses N carriers and both modulation techniques can produce N+1 voltage levels. PD-PWM can produce 2N+1 voltage levels when the upper and lower arm carriers are interleaving [11] , [16] but it is not considered in this paper.
The circulating current i dif f consists of dc and ac components [17] , [18] . The dc component is essential to keep the phase-leg energized and maintain the capacitors voltages at the reference value, 2 nd and 4 th order harmonics can also be added in the circulating current to reduce the SM capacitor voltage ripples [19] at the expenses of increasing the power losses of the MMC. The injection of harmonics into the circulating current is not considered in this paper. A dc circulating current reference can be obtained from the output power (P out ) and the average capacitors voltages (v C avg ) [11] . The mean value of the output power is obtained from a moving average filter (MAF) [20] . It is then divided by the dclink voltage (V dc ) to obtain i dif f 1 . An improved estimation of the dc component, i dif f 2 is obtained from the average value of the capacitor voltages (v C avg ) as shown in Fig. 3 signal obtained from the controller to regulate the circulating current is v dif f .
III. VOLTAGE BALANCING ALGORITHM FOR THE MMC
A voltage balancing algorithm is needed to keep the SM capacitor voltages to their reference value. Fig. 4 shows a common implementation of modulation and voltage balancing techniques applied to a phase-leg of the MMC. The modulation technique defines the total number of SMs to be activated for the upper and lower arms (n up and n low for n up , n low ={0,1,...,N }) as shown in Fig. 4(a) . Fig. 4(b) shows the implementation of the voltage balancing algorithm for the upper arm, and the lower arm implementation is identical considering i low instead of i up . The algorithm may produce additional switching transitions due to the variation of the SM capacitors voltages from one switching period to the next one and thus causing higher switching losses. For example, it is expected that only one SM of the arm is activated when increasing the output voltage by one level. However, because of the variation in the capacitors voltages of the activated SMs, more than one switching may occur, e.g. two SMs are activated and one SM is deactivated.
In order to avoid excessive switching transitions, a restriction of the number of SMs to be activated/deactivated should be implemented. The low complexity algorithm to reduce the switching frequency, proposed in this paper, is shown in Fig. 5 . The implementation is identical for both arms. The modulation technique defines the total number of SMs to be activated per-arm (n up ). The measured capacitor voltages (v Cupj ) are multiplied with the sign of the arm current (sign(i up )={1,-1}) to account for the direction of the current within the arms. A constant (ΔK) is added to the modified capacitor voltages (v C upj ) of the activated SMs so that the virtual voltages (v C upj ) seen by the voltage balancing algorithm are given by: Fig. 6 shows an example for both the conventional and the restricted voltage balancing algorithms. In the conventional voltage balancing algorithm (Fig. 6(a) ), although the requested output voltage level remains the same, some SMs switch due to the variation of the capacitor voltages in the activated SMs (at instants t 2 and t 4 ). At instant t 3 there is an increase of one single level, the number of SMs that change in this example is three. On the other hand, under the restricted voltage balancing algorithm (Fig. 6(b) ), there are switching transitions at t 1 and t 3 because the number of activated SMs changes, but no transition occurs at t 2 and t 4 , even if there are voltage variations in the SM capacitors. The accumulated total count of switching operations until t 4 is eight for the conventional algorithm, while the restricted algorithm requires only two. This example clearly shows the reduction in the switching operation.
IV. SIMULATION AND EXPERIMENTAL RESULTS
A single-phase MMC with twelve SMs per arm (N = 12) has been simulated to validate the proposed voltage balancing algorithm. Four cases are considered in the simulations; the conventional and the restricted voltage balancing algorithm with both staircase modulation and PD-PWM. The parameters for the simulation are shown in Table I . The sampling time for the staircase modulation is half of the period of the carrier frequency (f c ) of PD-PWM. As a result, practically the same switching frequencies in the power devices are produced for staircase modulation with conventional algorithm and PD-PWM with the restricted algorithm. In such conditions, the capacitor voltage ripple amplitudes are very similar in both cases. Fig. 7 shows the reference signals once the circulating current control signal (v dif f ) has been added. Notice that the reference signal in the case of staircase modulation has significantly more ripple than in the case of PD-PWM. This is due to the bang-bang operation of the circulating current control in the case of staircase modulation. As a consequence, the switching frequency of the power devices in the case of staircase modulation is increased.
The arm current waveforms are shown in Fig. 8(a) with the staircase modulation technique and Fig. 8(b) with the PD-PWM technique. It shows that staircase modulation produces much more circulating current ripple than PD-PWM in both cases. As a consequence, the rms values of the circulating currents are larger and will produce higher losses to the transistors. Table II shows the average switching frequency of the power devices. One can observe that similar values are obtained in the case of conventional staircase modulation and restricted PD-PWM. Fig. 9 shows the output voltages in both cases. It also shows the number of transitions by means of vertical bars. Observe that restricted PD-PWM produces switching transitions more often than conventional staircase modulation, however such transitions are limited to a single SM activated/deactivated.
The capacitor voltage waveforms are illustrated in Fig. 10 . The restricted voltage balancing technique affects the amplitude of the capacitors voltage ripples especially with staircase modulation. This is because in the case of restricted staircase modulation the SMs are allowed to be activated/deactivated only about once per half a period. In PD-PWM, the switching transitions happen more frequently in both cases, conventional and restricted techniques. Consequently, the SM capacitor voltages show similar ripple amplitudes. Tables II and III summarize results for all of the cases. Table II shows the average switching frequency and Table III provides values of the weighted total harmonic distortion (%WTHD) from the simulations. The conventional voltage balancing algorithm produces lower WTHD for both cases due to the unnecessary activated/deactivated transitions, therefore the SM capacitors voltages have less ripples. Comparing conventional staircase modulation with restricted PD-PWM where the switching frequencies of the power devices take similar values, it is concluded that PD-PWM technique provide better performance. It is because with PD-PWM the SMs are connected and disconnected more frequently compared with staircase modulation technique. With conventional staircase modulation, when one SM is connected it cannot be disconnected until the generated voltage changes the direction, i.e. from increasing to decreasing or viceversa. The ratio of average switching frequency between conventional staircase modulation and restricted PD-PWM under different operating conditions of modulation index (m a ) and load phase angles (θ) is show in Fig. 11 . It shows that conventional staircase modulation produces similar switching frequencies than restricted PD-PWM at mosulation indices close to 1. However, the switching frequency of the conventional staircase increases significantly at low modulation indices.
Experimental results from a low-power, single-phase MMC prototype with five SMs per-arm [11] are obtained for the four analysed cases. Fig. 12 shows the arm currents and Fig. 13 capacitor voltages for both staircase modulation and PD-PWM under the conventional and restricted voltage balancing algorithms respectively. A comparison of the total number of switching transitions in all cases is shown in Fig. 14 . Restricted staircase modulation produces the lowest number of transitions, while conventional staircase and restricted PD-PDM produce approximately the same number of transitions. The carrier frequency in PD-PWM has been selected to achieve this target.
V. CONCLUSION
In this paper a low complexity SM capacitor voltage balancing algorithm that reduce the switching frequency of the power devices of an MMC has been presented. Two modulation techniques have also been evaluated, staircase modulation and PD-PWM using both the conventional and the proposed restricted algorithm. The performance of the modulation techniques is evaluated in terms of WTHD of the common voltage, arm currents and capacitor voltage ripples. When comparing both modulation strategies with the restricted algorithm, staircase modulation produces lower switching frequencies than PD-PWM. However, the capacitor voltage ripples are significantly large. Therefore, for a fair comparison, restricted PD-PWM has been compared with conventional staircase modulation in such conditions that both modulation strategies produce 
